

GLASGOW

Intrinsic Parameter Fluctuations in Conventional MOSFETs at the scaling Limit: A Statistical Study

> *F. Adamu-Lema, G. Roy, A. R. Brown, A. Asenov and S. Roy

Device Modelling Group, University of Glasgow, Department of EEE, Rankine Building, G12 8LT, Scotland, UK

* fikru@elec.gla.ac.uk



IWCE 10

Purdue University



Introduction

- Methodology
 - Calibration
 - Scaling
 - Atomistic Simulation
- Results
- Conclusions





Introduction

Methodology

- Calibration
- Scaling
- Atomistic Simulation
- Results
- Conclusions



The road map requirements

ITRS 2003

Near-Term TN characteristics

Long-Term TN characteristics

Year of Production	2003	2004	2005	2006	2007	2008	2009
Technology Node		hp90			hp65		
DRAM ½ Pitch (nm)	100	90	80	70	65	57	50
MPU/ASIC M1 ½ Pitch (nm)	120	107	95	85	75	67	60
MPU/ASIC Poli Si ½ Pitch (nm)	100	90	80	70	65	57	50
MPU Printed Gate length (nm)	65	53	45	40	35	32	28
MPU Physical Gate Length (nm)	45	37	32	28	25	22	20

				<u> </u>		
Year of Production	2010	2012	2013	2015	2016	2018
Technology Node	hp45		hp32		hp22	
DRAM ½ Pitch (nm)	45	35	32	25	22	18
MPU/ASIC M1 ½ Pitch (nm)	54	42	38	30	27	21
MPU/ASIC Poli Si ½ Pitch (nm)	45	35	32	25	22	18
Printed Gate Length (nm)	25	20	18	14	13	10
Physical Gate Length (nm)	18	14	13	10	9	7

2022

10

6

4

2025

7

4

3



UNIVERSITY of GLASGOW

IBM roadmap M. Ieong, NPMS/SIMD

Maui Dec. 2003

IWCE 10

Year of Production

Technology Node

Printed Gate length

Physical Gate Length (nm)

MI

Purdue University

2019

15

9

6

When the number and position of dopants matter MOST!





UNIVERSITY

of

GLASGOW

Atomistic device and process simulation is important to resolve the impact of each individual dopant in the device in terms of electrostatics and transport

IWCE 10

Purdue University

Intrinsic parameter fluctuations already affect real circuit







Introduction **Methodology**

- Calibration
- Scaling
- Atomistic Simulation
- Results
- Conclusions



Methodology I: calibration



UNIVERSITY of GLASGOW The device simulations have been calibrated In respect of a real reference 35 nm MOSFET* used as a base for further scaling.

Full process simulation was performed to obtain device structure and channel doping profiles of the 35n n-channel device.

Device simulation was used in order to verify the structure and to extract the relevant transport parameters.

* S. Enaba, et. al., IEDM '02



IWCE 10

Purdue University

The calibrated doping profiles

Na



The calibrated device characteristics





Introduction **Methodology** Calibration Scaling Atomistic Simulation Results Conclusions



Methodology II: Scaling

UNIVERSITY of GLASGOW

- The scaling strategy is based on the generalised scaling rules* and the ITRS roadmap predictions for high performance devices up to the year 2018
- The well calibrated 35 nm real MOSFET has been used as a base for further scaling of the 25, 18, 13 and 9 nm transistors (required for 65, 45, 32 and 22 nm technology nodes respectively)
- All the device structures are obtained from full process simulations on which the device simulation analyses have been performed



* G. Baccarani, *et. al*, 1984

Purdue University





Introduction

Methodology

- Calibration
- Scaling
- Atomistic Simulation
- Results
- Conclusions







UNIVERSITY of GLASGOW Introduction

Methodology

- Calibration
- Scaling
- Atomistic Simulation

Results

Conclusions







The variation in the threshold voltage increases in every TN Below 20 nm gate length $\sigma V_T = 60 \text{mV}$, and $6\sigma = 360 \text{mV}$. For the 9nm device the $\sigma V_T = 170 \text{mV}$ and $6\sigma = 1020 \text{mV}$.

IWCE 10

Purdue University



Conclusions



- We have estimated the magnitude of intrinsic parameter fluctuations in realistically scaled devices, which corresponds to all technology node in ITRS 2003 edition.
- $\Box \sigma V_T$ increases in every technology node and reaches more than 150 mV at the end of technology roadmap
- The sub-threshold drain current distribution of the scaled devices highly skewed away from the normal distribution and the *log* of the off-current should be used for statistical analysis

